Abstract-The fatigue lifetime of single crystal silicon (SCS) was characterized in an environment free of oxygen, humidity, and organics. Long-term (>10 10 Hz) fatigue experiments performed with smooth-walled SCS devices showed no signs of fatigue damage up to 7.5 GPa. In contrast, experiments using SCS devices with a silicon dioxide (SiO 2 ) coating and rough sidewalls due to scalloping from deep reactive ion etching exhibited fatigue drift at 2.7 GPa and suffered from short-term (< 10 10 Hz) fatigue failure at stress levels >3 GPa. In these SCS-SiO 2 experiments, the initiation of fracture occurs in the SiO 2 layer. It is concluded that fatigue in this case is likely attributed to a subcritical cracking mechanism; not reactionlayer nor dislocation related. A cross-comparison with other works from literature is developed to show that packaging a pristine device in an inert environment is necessary in order to operate devices at high-stress levels.
including temperature, humidity, and pressure. Additionally, researchers have also explored surface effects, such as the presence of amorphous silicon dioxide (SiO 2 ). The role surface SiO 2 plays in SCS fatigue remains controversial. Muhlstein et al. explains that a crack begins in the surface SiO 2 layer. When SCS is exposed to oxygen or humidity at the crack tip, the SiO 2 layer consequently thickens [4] . Fatigue occurs due to repeated cycles of SiO 2 cracking and oxide layer thickening (called the 'Reaction Layer Model'); complete fracture of the device ensues once a critical crack length is reached. Kahn et al. contends, however , that fatigue occurs due to increased stress concentration brought on by a wedging effect with native oxide or debris [5] . Because the prevailing theories behind SCS fatigue center around SiO 2 , humidity, and oxygen, efforts to package a device should look to eliminate these factors as a way to prevent long-term aging.
Numerous fatigue studies in inert environments have been performed in the past, some showing the prevention of fatigue. Pierron et al. (2006) showed the absence of fatigue in SCS films when performing experiments in vacuum with pre-bake. Other notable studies include the use of polysilicon as the device material. It is important to note that even though this study focuses on SCS, the fatigue mechanisms mentioned above extend to polysilicon as well. It is thus prudent to mention notable polysilicon fatigue experiments performed in inert environment to establish a basis for this study. Alsem et al. witnessed no fatigue of unpackaged polysilicon structures in a high vacuum environment (2e-7 mBar) up to a stress level of 3.4 GPa [15] . Boroch et al. demonstrated the absence of fatigue in polysilicon devices that were glass-frit sealed under low pressure at 1-2 mBar [16] . Although this is a promising result, glass-frit sealing is still susceptible to outgassing, in addition to any organic contaminants that remains because the packaging is performed at low temperatures [17] . Langfelder et al. showed a similar result in which polysilicon stress levels reached 3.1 GPa without fatiguing in also a glassfrit package at low pressure (30 mBar) [18] . In addition, Langfelder et al. expresses the need to package devices in an oxygen-free environment in order to prevent fatigue. These notable studies imply that packaging an SCS device also in an inert environment would lead to fatigue-free behavior.
Recent work in this field points to surface topology and roughness from fabrication (e.g. sidewall 'scallops') as another possible surface-defect-based fatigue mechanism. The presence of such scallops severely limits the mechanical strength of SCS [19] . Furthermore, it has been shown that the crack length needed to initiate fracture could indeed be comparable to the surface features caused by scallops, leading to another possible fatigue mechanism [20] . Other prevailing theories point to inherent material properties, including recent advances that claim a dislocation-related fatigue mechanism. This theory asserts that a crack slowly extends into the silicon itself at the beginning of the fatigue process due to damage from dislocations and after enough damage has accumulated the crack quickly reaches the critical length [21] .
The 'epi-seal' encapsulation process developed by Robert Bosch GmBH and Stanford University allows for a smoothened SCS device to be packaged at high temperature (1130°C), free of native oxide in a cavity void of oxygen, humidity, or organics [22] , [23] . Because 'epi-seal' can eliminate the aforementioned causes of SCS fatigue it provides an appropriate inert platform in which to isolate the contributions of these mechanisms to the fatigue process. Moreover the episeal process allows for the packaging of devices with only inherent defects, such as dislocations, as a potential fatigue mechanism.
A literature review shows that the stress levels of interest are ones above 3.2 GPa, a threshold beyond which all other researchers have always witnessed fatigue in SCS devices not packaged in 'epi-seal' encapsulation [11] . For this reason, previous efforts to study SCS fatigue using the 'epi-seal' process focused on experiments above this threshold. SCS devices fabricated with 'epi-seal' have been shown to operate at stress levels up to 7.5 GPa without fatiguing [24] , [25] .
In this paper, we focus on isolating the cause of fatigue by introducing surface defects while maintaining the inert environment provided by 'epi-seal'. Surface defects on SCS are comprised of surface 'scallops' that are introduced during the fabrication process and are subsequently locked in by a thermally grown SiO 2 layer. With rough oxide-coated SCS (SCS-SiO 2 ) as the device layer material, we present longterm results (>10 10 cycles) using wedge-shaped resonators as fatigue test structures. The behavior of these rough SCS-SiO 2 devices is compared with long-term experiments utilizing smooth-walled SCS test structures. Finally these results are presented as a cross-comparison between other works from literature to show the benefits of packaging a pristine device in an ultraclean environment.
II. DESIGN AND EXPERIMENTAL SETUP

A. Design of Fatigue Structure
Fatigue test resonators were fabricated on a 20 μm thick device layer and were designed to operate at 60 and 70 kHz for SCS-SiO 2 and SCS devices respectively. The test structure consists of a wedge-shaped proof mass with comb fingers placed on both sides, as shown in Fig. 1 . The mass is Y-shaped due to the need to reduce release area and support the cap layer. The mass is connected to a cantilever aligned in the [110] direction with a width, w, of 15 μm, and a length, l, of 30 μm. The overall length of the proof mass and cantilever is 300 μm. A V-shaped notch, with depth of 7.5 μm and radius, r , of 0.5 μm, placed on the edge of the cantilever increased and concentrated stress. A stationary Cross-section schematic of 'epi-seal' encapsulation with SEM showing sealed and released structure with smooth sidewalls due to hydrogen annealing.
comb electrode on one side of the proof mass allows for electrostatic transduction. Likewise, a comb on the opposite side translates the mass's motion into a readily detectable signal current. The stationary and proof mass fingers together form interdigitated comb fingers that accommodate the proof mass motion, which is approximated by an angle, θ .
B. Fabrication Process
The fatigue structures were fabricated on (100) n-type device (0.2-0.7 -cm) SOI wafers using a combination of wafer bonding and the standard epi-seal process, as shown in Fig. 2 [27] . Devices were defined using deep reactive ion etching (DRIE) and were subsequently sealed using a combination of fusion wafer bonding and epitaxially-grown silicon. The final seal includes a hydrogen bake at 1130°C to ensuring that any native oxide on the device is consumed. One additional notable consequence of the hydrogen bake is that it atomically smoothens the sidewalls, eliminating sidewall topology and roughness ('scallops') that normally are a byproduct of DRIE. This occurs due to silicon migration, in which atoms move to minimize the total surface energy [28] . A final anneal in a nitrogen ambient at 400°C for 100 hrs allows for residual hydrogen to diffuse out of the device cavity, resulting in a pressure that is well below 1 mBar [29] ; this results in a device with high quality factor (Q) of at least 10k. Despite being packaged in a vacuum environment, the devices in this study exhibit low Duffing behavior (0.8 Hz) while being driven at high stress amplitudes.
To fabricate scalloped devices, a thermal oxide layer with an expected 200-300 MPa of residual compressive stress, approximately 140 nm thick, is grown at 1100°C prior to the final sealing step. All other prior and subsequent steps are identical to those of the smooth-walled SCS fabrication process. Consequently, the SiO 2 coat prevents the scallops from being smoothened during the bake of the final seal, as shown in Fig. 3 . This results in a device that has both scallops and an oxide coating. It is important to note that freezing the scallops into place with a coating is the only method that can be used in the 'epi-seal' process to test the hypothesis that scallops help accelerate fatigue. An uncoated sidewall would smoothen with the hydrogen bake at the final seal step, thereby losing its scallops. As a consequence of this approach, the devices with rough surfaces are also coated with a thin oxide film.
Resonators designed to operate under low stresses (<150 MPa) in the 'epi-seal' process have been previously shown to have no inherent aging or ppm-level drift over periods greater than one year [31] . Because 'epi-seal' encapsulation provides such a robust platform for resonators, any discernable downward drift with the test structures discussed in this paper at the ppm-level can thus be attributed to device fatigue.
C. Oscillator Circuit Setup
The fatigue test resonators are driven with a fully-reversed (R = −1), constant amplitude signal using a closed-loop oscillator circuit implementing automatic gain control (AGC), as shown in Fig. 4 [32] . V set , held constant, controls the amplitude of the drive signal, V AC , and a DC bias voltage, V bias , applied to the device allows for control of the applied stress level. A counter and multimeter are placed after the transimpedance-amplifier (TIA) to monitor frequency, f , and RMS voltage, V R M S of the output signal from the resonator. In the presence of crack initiation due to fatigue, the stiffness of the test structure will reduce, thereby leading to a downward drift in the measured frequency. It is important to note that this circuit employs a phased-based feedback loop, and does not lock into one exact frequency. Any problems of premature unloading due to stiffness changes during fatigue damage is thus avoided; in addition, the device's low Dufffing behavior would make this unloading problem minimal in the case of only driving at one particular frequency [30] .
During experimentation, four resonator-oscillator circuits were placed in a temperature chamber at 32 ± 0.1°C. A multiplexer enables switching between each device, which allows for monitoring of devices with a single counter and multimeter. The switching time (>5 seconds) of the multiplexer, however, only allows for detection of fatigue failures with lifetimes of greater than 10 6 cycles.
D. Stress Calculation
Because the epi-seal process provides a hermetically sealed device, stress amplitude cannot be determined visually and must instead be calculated using the electrical output at the sense electrode.
Current at the sense electrode is related to the proof mass motion using the following,
where Q is charge, t is time, θ is angle, V b is bias voltage, and C is the total capacitance of the comb fingers. C can be approximated as a summation over cylindrical plates, such that
where ε 0 is permittivity, h is device thickness, r o,k is the outer radius for specific comb finger k, and r i,k is the inner radius for k. Furthermore, the angular displacement is assumed to be of the form,
where θ 0 is the angular amplitude displacement and ω is angular frequency. From (1)-(3), the current amplitude is thus
By measuring the V R M S and transfer function, G( j ω), between the sense electrode and multimeter, as shown in Fig. 4 , i 0 and thus θ 0 can be determined. Stress amplitude can subsequently be calculated using an FEA-simulated transfer function of 2.82 GPa/°. For SCS-SiO 2 devices a multi-layer FEA model was developed using isotropic SiO 2 material properties, leading to a maximum stress transfer function of 1.95 GPa/°and 1.42 GPa/°in the SCS layer and SiO 2 layers respectively [25] ; taken into account is the fact that 44% of the oxide thickness is in consuming the original SCS surface and 56% of the thickness is in growing above it. Because of this and oxide's higher permittivity, ∂C/∂θ is calculated as 20.9 fF/°, as opposed to 19.7 fF/°in the case of bare SCS surfaces. The accuracy of these FEA transfer functions is limited by the lithographic resolution during fabrication, which is approximately 100 nm, and will be reflected in the data presented with error bars. Because of this, it is important to Normalized frequency change, f , experiments for a smooth SCS device and rough SCS-SiO 2 device. The same smooth SCS device was operated in (a) at a lower stress, 3.5 GPa, and in (b) at a higher stress, 7.5 GPa. In both cases, no fatigue behavior was observed. In addition, a rough SCS-SiO 2 device was similarly actuated in (c) at a lower stress, 2.6 GPa, and in (d) at a higher stress, 3.0 GPa. In contrast to experiments with the smooth SCS, the rough SCS-SiO 2 device showed frequency drift attributed to fatigue as well as device failure. Note that the f range shown for experiments (a)-(c) are the same to show extent of fatigue behavior in (d). In figure (d) we define total drift before the steep drop to failure as f * , which in this case was −19.5 ppm.
note that errors in stress calculation between different devices are expected to be similar.
III. RESULTS AND DISCUSSION
A. SCS Experiments
During experimentation SCS devices were subjected to fully-reversed stress loadings up to 7.5 GPa [25] . Frequency change, stress amplitude, and temperature were monitored over time. Furthermore, the frequency change, f , with units ppm, is normalized such that
where f 0 is the initial resonant frequency. No fatigue-like behavior was witnessed over 23 fatigue experiments (13 different devices) with SCS devices at stress levels up to 7.5 GPa, as any noticeable drifts were at the ppmlevel. Fig. 5(a)-5(b) shows a characteristic f data set. It is important to note that devices were only tested up to 7.5 GPa, as increasing bias voltage to reach stress levels above that level led to immediate device fracture. The lack of decrease in resonant frequency near the device's strength suggests that fatigue is not attributed to dislocations in the crystal.
To further eliminate any notions of fatigue, drift rate was calculated by extracting the slope from a least-squares fit and these results were plotted against stress amplitude for SCS devices actuated above 3.0 GPa, as shown in Fig. 6 . In the presence of fatigue, drift rate is expected to be greater with stress; however, these experiments do not indicate such results. Furthermore, these drifts are well below the noise level at 32°C (±1.3 ppm) .
B. Rough SCS-SiO 2 Experiments
In addition to running SCS devices, long-term fatigue experiments were performed using the rough SCS-SiO 2 structures. In contrast to SCS devices, these devices show signs of long-term fatigue and failure. Such behavior is shown in Fig. 5(d) , where fatigue is characterized by a decrease in mechanical stiffness, and results in a downward drift in frequency. The frequency drift ends with a steep drop in frequency, and such a drop is terminated with catastrophic failure of the device. It should be noted that immediately before the experiment shown in Fig. 5(d) , the same device was tested at a slightly lower stress level (2.6 vs. 3.0 GPa) and showed no signs of fatigue after testing for more than 4× the time, as shown in Fig. 5(c) .
This behavior is in stark contrast with that observed in experiments involving smooth SCS devices. Actuation of SCS structures at both low and high stress levels yields the same behavior. When the exact same SCS device was brought from a lower stress level (3.5 GPa) up to a higher stress level (2) fatigue-like drift (2.7-3.0 GPa), where devices drift well into the region considered to be high-cycle times (>10 10 cycles, approximately >2 days) without complete failure; and (3) no fatigue-like behavior (<2.7 GPa). The error bars are for individual data points, reflecting tolerances in fabrication; any errors in the stress amplitude calculation are correlated across all data points. Error bars are omitted for low-stress level experiments for clarity.
(7.5 GPa), the device was observed to have comparable f behavior and drift magnitude at both stress levels. The higher stress level achieved with SCS devices is much higher than the 3.0 GPa that led to catastrophic failure of the rough SCS-SiO 2 devices. Furthermore, Fig. 5(d) shows that fatigue would result in drift far exceeding the sub-ppm-level drift shown in SCS devices.
In total, 15 oxide-coated devices representing 30 experiments were tested under the same experimental conditions as the SCS devices. Fig. 7 shows a summary of the results from SCS-SiO 2 experiments. Devices actuated at >2.7 GPa (10 devices) showed drift behavior similar to that of Fig. 6(d) . In all tests with stress levels >2.7 GPa drift was immediate and there were no signs of delayed drift. In addition, those devices actuated with stress amplitudes >3.0 GPa (6 devices) failed within short-term times of <10 10 cycles. The same large frequency drift behavior was still observed in devices actuated between 2.7 to 3.0 GPa (4 devices); however, in those cases the drift extended well beyond 10 10 cycles. In one case the device was allowed to run in excess of 1 month (1.5 × 10 11 cycles) without fatigue failure despite showing significant drift. These preliminary results imply that lower stress levels with rough surfaced devices will lead to fatigue lifetimes that are much greater than 10 10 cycles. Devices actuated at <2.7 GPa showed no signs of drift with times >10 10 cycles and therefore fatigue was not observed, as signs of observed fatigue led to immediate frequency drift. Of note is that failed devices (>3.0 GPa) showed no correlation between the number of cycles and the total drift before the accelerated frequency drop to failure, as shown in Fig. 8 .
An unavoidable consequence of having an oxide film on the surface of the rough devices is that this layer may play an important role in initiating cracks or in promoting their propagation. Unfortunately, our encapsulation process does not provide a method for sealing roughened devices in the Fig. 8 . Summary of total drift before accelerated frequency drop to failure, f * , for all devices that exhibited fatigue failure. In addition results from devices at lower stress levels that showed significant drift but did not suffer from fatigue failure are also shown. Fig. 9 . Normalized frequency change, f , for a rough SCS-SiO 2 device using a bias voltage that was inverted at 50% duty cycle. The frequency drift continues at the same rate after the bias inversion, eliminating the possibility of drift due to charging effects [35] . In this case device failure occurred after 2 × 10 9 cycles. ultra-clean environment. As a result, the failure mechanism in these devices could arise from the roughness or from the oxide. We do note that the onset of failure in our oxide-coated devices is consistent with previous experimental studies of failure onset in scalloped MEMS devices. As with the SCS devices, our encapsulation process eliminates all H 2 O and O 2 from the chamber, thus, reaction-layer cracking is not expected to be the underlying fatigue mechanism for these devices, suggesting that compression-induced crack extension proposed by Kahn et al. could be attributed to the fatigue behavior witnessed. It is important to note, however, that these results do not preclude, in the right environment, reaction-layer behavior as a possible mechanism to accelerate and enhance the fatigue behavior attributed to results seen by Muhlstein et al. Of further note is that the critical crack length of the SiO 2 film grown on the devices is smaller (∼20 nm) than the film thickness, if the fracture toughness is The transient behavior prior to device failure is similar to that of past studies using epi-seal composite smooth-walled SCS-SiO2 resonators, where a steep drop is followed by a slow drift in frequency [35] . The transient behavior shown in these past studies is attributed to mobile oxide charges that arise when applying an external electric field with a DC bias voltage. Despite displaying similar trends, the mechanism behind the transient behavior shown in this paper is not the same as the one shown in the past mobile charge studies due to the following reasons. 1) These past studies showed that when the DC bias is inverted, the frequency is not only decreased due to a built-in voltage in the oxide layer, but the transient behavior also restarts for every reversal of voltage. For this study, voltages were reversed at a similar 50% duty cycle with the fatigue structures, however as shown in Fig. 9 , the initial transient behavior is not restarted for every reversal and instead continues to drift at the same rate prior to the bias switching; it is noted that the frequency does change slightly, which is attributed to a built-in voltage of the oxide layer. 2) Of the 15 devices tested in the past mobile charge study, only 2 showed significant drift (>10 ppm). In contrast, all 10 of the composite fatigue structures tested as part of this study demonstrated large drift behavior when operated beyond 2.7 GPa. This consistent stress-dependent transient behavior supports the claim that this is not mobile oxide charging and is indeed fatigue-induced drift.
3) The devices in the past oxide charging study did not demonstrate failure even after 7 × 10 10 cycles of operation. In contrast, the devices in this study failed after <7 × 10 9 cycles of operation.
These reasons show that the drift phenomena observed with the rough SCS-SiO 2 devices is attributed to mechanical fatigue and is not due to an oxide-charging effect.
C. Summary of Results
A cross-comparison summary with results from literature was compiled in addition to the results presented in this paper, as shown in Fig. 10 . The results from other institutions clearly imply that actuating a device at both high number of cycles (>10 10 ) and high-stress levels (>3.2 GPa) leads to mechanical fatigue. This region is shown in Fig. 10 as the 'Target' region. It is important to note that these other works witnessing fatigue of SCS devices were not packaged in an inert environment and did not have pristine and smooth sidewalls that can be provided by 'epi-seal' encapsulation.
In total, 6 different SCS devices that make up 16 total experiments have results that lie within the "Target" region. Therefore, when compared against other results, SCS devices fabricated with 'epi-seal' can be subjected to higher stress levels and cycles without the onset of fatigue. This 'Target' region opens up an area of potential SCS device operation for MEMS engineers if using 'epi-seal' encapsulation.
In addition to the SCS data, a cross-comparison is done with results from SCS-SiO 2 experiments. The threshold above which other works have always witnessed fatigue is 3.2 GPa. The threshold failure stress level found in this work with respect to SCS-SiO 2 devices was 3.0 GPa. This consistency may indicate that the fatigue from SCS-SiO 2 devices and from other works may be attributed to similar fatigue mechanisms.
Recent literature has shown that the presence of surface scallops severely limits the fracture strength of SCS [19] . This implies that such surface defects may severely limit the fatigue lifetime of a SCS device, and that complete surface smoothing with hydrogen annealing, such as from 'epi-seal' encapsulation, leads to a fatigue-free device.
Future work in this area could leverage recent fabrication advances, where benefits of using ALD coatings to further increase the lifetimes (2 orders of magnitude) of fatigue-prone devices have been demonstrated. Using thin high-temperature compatible ALD coatings to lock the scallops in place during the hydrogen smoothening process would allow for the study of surface roughness effects in the inert epi-seal environment at a more fundamental level, in addition to fatigue lifetime improvement [37] .
IV. CONCLUSIONS
In this paper, we have presented results that show the capability of fabricating a SCS device that does not suffer from long-term cyclic and mechanical aging effects. SCS devices can indeed be actuated up to 7.5 GPa, which is more than 2× beyond the stress threshold level implied from other works. This phenomenon results from the ultra-clean environment and pristine surfaces that is offered from packaging a device in the 'epi-seal' process. The lack of decrease in stiffness, and consequently frequency, at stress levels up to the fracture stress of these SCS devices suggests that a dislocation-related mechanism is not a likely candidate for silicon fatigue.
Furthermore, this work shows that despite being packaged in an ultra-clean environment it is possible to accelerate fatigue in SCS by introducing an SiO 2 coating to lock in surface defects, such as rough sidewall scallops developed during the fabrication process. It is determined that since the critical crack length is smaller than the oxide coating for these devices, subcritical cracking is the likely candidate as a mechanism to support this fatigue behavior. The reaction-layer model is not the underlying fatigue mechanism for these particular devices because of (1) this inability to crack the oxide entirely to expose bare silicon before catastrophic failure occurs and (2) the inert environment provided by 'epi-seal'. In the presence of such surface defects, it is shown that devices should be actuated at <2.7 GPa to prevent fatigue. It is therefore crucial to fabricate devices with pristine and smooth surfaces that are oxide-free.
The findings in this work can be leveraged by MEMS designers to engineer devices that operate under much higher strain levels, thus opening the door to better device performance.
